Predictable multi-core processors

I’m trying to ensure predictable memory access for multi-core platforms by resolving cache coherence related contention.